

---

# EmETXe-a10R0

**COM Express<sup>®</sup> Compact  
Type 6 CPU Module**

## **User's Manual**

**Version 1.0**

---

## Revision History

Version	Date	Description
1.0	2020.12	Initial release

---

# Table of Contents

Preface	iii
Copyright Notice .....	iii
Declaration of Conformity .....	iii
CE.....	iii
FCC Class B.....	iii
RoHS .....	iv
SVHC / REACH .....	iv
Warning .....	v
Replacing the Lithium Battery.....	v
Technical Support.....	v
Warranty .....	vi
<b>Chapter 1 - Introduction</b>	<b>1</b>
1.1 The Product .....	2
1.2 About This Manual.....	2
1.3 Specifications .....	3
1.4 Inside the Package.....	4
1.5 Ordering Information.....	4
1.5.1 Optional Accessories .....	5
1.6 Driver(7.2A) Installation .....	5
<b>Chapter 2 - Board Overview</b>	<b>7</b>
2.1 What Is “COM Express®”? .....	8
2.2 Board Dimensions .....	9
2.3 Block Diagram .....	10
2.4 Connector Pin Definition.....	11
<b>Chapter 3 - Installation &amp; Maintenance</b>	<b>15</b>
3.1 Installing the CPU Module to Carrier Board .....	16
<b>Chapter 4 - BIOS</b>	<b>19</b>

4.1	Main	20
4.2	Advanced	22
4.2.12	Serial Port Redirection	22
4.2.13	S5 RTC Wake Settings	22
4.3	Chipset	22
4.3.1	SB USB Config	22
4.3.2	PCI-E Port	22
4.3.3	Display Configuration	22
4.5	Security	22
4.6	Boot	22
4.6	Save & Exit	22
4.2.1	CPU Configuration	24
4.2.2	AMD fTPM Configuration	25
4.2.3	PCI Subsystem Settings	26
4.2.4	ACPI Settings	27
4.2.5	Trusted Computing	28
4.2.6	NVMe Configuration	29
4.2.7	Super IO Configuration	30
4.2.8	Hardware Monitor	31
4.2.9	CSM Configuration	32
4.2.10	USB Configuration	33
4.2.11	Network Stack Configuration	35
4.2.12	AMD CBS	36
4.3	Chipset	37
4.3.1	SB USB Config	38
4.3.2	PCI-E Port	39
4.3.3	Display Configuration	40
4.4	Security	41
4.5	Boot	42
4.6	Save & Exit	43
<b>Appendix</b>		<b>45</b>
Appendix A: Watchdog Timer (WDT) Setting		46
Appendix B: DIO Sample Code		49

## Copyright Notice

All Rights Reserved.

The information in this document is subject to change without prior notice in order to improve the reliability, design and function. It does not represent a commitment on the part of the manufacturer.

Under no circumstances will the manufacturer be liable for any direct, indirect, special, incidental, or consequential damages arising from the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

## Declaration of Conformity

### CE

The CE symbol on your product indicates that it is in compliance with the directives of the Union European (EU). A Certificate of Compliance is available by contacting Technical Support.

This product has passed the CE test for environmental specifications when shielded cables are used for external wiring. We recommend the use of shielded cables. This kind of cable is available from ARBOR. Please contact your local supplier for ordering information.

This product has passed the CE test for environmental specifications. Test conditions for passing included the equipment being operated within an industrial enclosure. In order to protect the product from being damaged by ESD (Electrostatic Discharge) and EMI leakage, we strongly recommend the use of CE-compliant industrial enclosure products.

#### Warning

This is a class A product. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

### FCC Class B

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- (1) This device may not cause harmful interference, and
- (2) This device must accept any interference received, including interference that may cause undesired operation.

### NOTE:

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

### RoHS

ARBOR Technology Corp. certifies that all components in its products are in compliance and conform to the European Union's Restriction of Use of Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2002/95/EC.

The above mentioned directive was published on 2/13/2003. The main purpose of the directive is to prohibit the use of lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE) in electrical and electronic products. Member states of the EU are to enforce by 7/1/2006.

ARBOR Technology Corp. hereby states that the listed products do not contain unintentional additions of lead, mercury, hex chrome, PBB or PBDB that exceed a maximum concentration value of 0.1% by weight or for cadmium exceed 0.01% by weight, per homogenous material. Homogenous material is defined as a substance or mixture of substances with uniform composition (such as solders, resins, plating, etc.). Lead-free solder is used for all terminations (Sn(96-96.5%), Ag(3.0-3.5%) and Cu(0.5%)).

### SVHC / REACH

To minimize the environmental impact and take more responsibility to the earth we live, Arbor hereby confirms all products comply with the restriction of SVHC (Substances of Very High Concern) in (EC) 1907/2006 (REACH --Registration, Evaluation, Authorization, and Restriction of Chemicals) regulated by the European Union.

All substances listed in SVHC < 0.1 % by weight (1000 ppm)

## **Warning**

Single Board Computers and their components contain very delicate Integrated Circuits (IC). To protect the Single Board Computer and its components against damage from static electricity, you should always follow the following precautions when handling it :

1. Disconnect your Single Board Computer from the power source when you want to work on the inside.
2. Hold the board by the edges and try not to touch the IC chips, leads or circuitry.
3. Use a grounded wrist strap when handling computer components.
4. Place components on a grounded antistatic pad or on the bag that comes with the Single Board Computer, whenever components are separated from the system.

## **Replacing the Lithium Battery**

Incorrect replacement of the lithium battery may lead to a risk of explosion.

The lithium battery must be replaced with an identical battery or a battery type recommended by the manufacturer.

Do not throw lithium batteries into the trash-can. It must be disposed of in accordance with local regulations concerning special waste.

## **Technical Support**

If you have any technical difficulties, please contact our website at:

<https://www.arbor-technology.com>

## **Warranty**

This product is warranted to be in good working order for a period of two years from the date of purchase. Should this product fail to be in good working order at any time during this period, we will, at our option, replace or repair it at no additional charge except as set forth in the following terms. This warranty does not apply to products damaged by misuse, modifications, accident or disaster.

Vendor assumes no liability for any damages, lost profits, lost savings or any other incidental or consequential damage resulting from the use, misuse of, or inability to use this product. Vendor will not be liable for any claim made by any other related party.

Vendors disclaim all other warranties, either expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose, with respect to the hardware, the accompanying product's manual(s) and written materials, and any accompanying hardware. This limited warranty gives you specific legal rights.

Return authorization must be obtained from the vendor before returned merchandise will be accepted. Authorization can be obtained by calling or faxing the vendor and requesting a Return Merchandise Authorization (RMA) number. Returned goods should always be accompanied by a clear problem description.





# Chapter 1

# Introduction

## 1.1 The Product

The EmETXe-a10R0 is a space-conscious CPU board of 95 mm x 95 mm to take up only small footprint in your system. By the architecture of Type 6, the board has two high-performance connectors to promise stable data passing rate. The soldered onboard AMD Ryzen R1000 processor, along with integrated AMD Vega Core graphics chipset, bring LVDS, and DDI solution for most monitors or LCD video panels.

For system configuration, the board is supported by AMI UEFI BIOS. EmETXe-a10R0 is an ideal choice for some demanding industrial control and data communications by its significant processing performance, low power consumption and these features:

- Soldered onboard AMD R1606G/R1505G APU Processor
- Integrated Gigabit Ethernet
- Dual Channels 24-bit LVDS or 1 x DP port, 2 x DDI ports
- Support 2 independent displays

## 1.2 About This Manual

This user's manual provides general information and installation instructions about the product. This user's manual is intended for experienced users and integrators with hardware knowledge of personal computers. If you are not sure about any description in this booklet. Please consult your vendor before further handling.


### 1.3 Specifications

System	
<b>CPU</b>	Soldered onboard AMD Ryzen R1000 R1606G 2.6GHz(Base)/ 3.5GHz (Turbo) or R1505G 2.4GHz(Base)/ 3.3GHz (Turbo) processor
<b>Memory</b>	2 x DDR4 ECC SO-DIMM sockets, supporting up to 32GB SDRAM
<b>BIOS</b>	AMI UEFI BIOS
<b>Watchdog Timer</b>	1~255 levels reset
I/O	
<b>USB Port</b>	10 x USB ports: - 8 x USB 2.0 ports - 2 x USB 3.1 ports
<b>Serial Port</b>	2 x UART ports (RX/TX only)
<b>Expansion Bus</b>	6 x PCIe x1 lanes 1 x PCIe x4 lane, LPC, SPI
<b>DIO</b>	8-bit Digital Input/Output
<b>Storage</b>	2 x Serial ATA ports with 600MB/s HDD transfer rate
<b>Ethernet Chipset</b>	1 x Intel® i210IT GbE controller
<b>Audio</b>	HD audio link
<b>TPM</b>	Supports TPM 2.0 SLB9665TT
Display	
<b>Graphic Chipset</b>	Integrated Vega Core Graphics controller
<b>Graphic Interface</b>	Dual Channels 24-bit LVDS, with resolution up to 1920 x 1200 @60Hz
	2 x DDI ports
<b>OS support</b>	Windows 10 64-bit, Linux: Ubuntu

<b>Mechanical &amp; Environmental</b>	
<b>Power Requirement</b>	8.5V~20V wide range voltage input, +5VSB
<b>Power Consumption</b>	1.92A@12V (R1606G typical)
<b>Operating Temp.</b>	-20 ~ 70°C (-4 ~ 158°F)
<b>Operating Humidity</b>	10 ~ 95% @ 70°C (non-condensing)
<b>Dimension (L x W)</b>	95 x 95 mm (3.7" x 3.7")

### 1.4 Inside the Package

Before you begin installing your single board, please make sure that the following materials have been shipped:



1 x EmETXe-a10R0 COM Express CPU Module



1 x Quick Installation Guide

If any of the above items is damaged or missing, contact your vendor immediately.

### 1.5 Ordering Information

EmETXe-a10R0-R1606G	AMD Ryzen Embedded R1000 R1606G COM Express® Compact Type 6 CPU Module
EmETXe-a10R0-R1505G	AMD Ryzen Embedded R1000 R1505G COM Express® Compact Type 6 CPU Module

### 1.5.1 Optional Accessories

HS-10M0-F2-T	Heat spreader, with threaded standoffs (95x95x11mm)
HS-10M0-F2-NT	Heat spreader, without threaded standoffs (95x95x11mm)
HS-10M0-C1	Heat sink with Fan, PAD (95x95x51mm)
PBE-1705-F1	COM Express® Type 6 evaluation carrier board with SIO F71869ED module in ATX form factor
CBK-03-1705-00	Cable kit 1 x SATA cable 2 x COM Flat cables

### 1.6 Driver(7.2A) Installation

To install the drivers, please visit our website at [www.arbor.technology.com](http://www.arbor.technology.com) and download the driver pack from the product page.

Driver	Path
Audio	\EmETXe-a10R0\Audio\Win10_Win8.1_Win8_Win7_WHQLx64
Chipset	\EmETXe-a10R0\SOC\19.30.01.36.190821a-346304C-AES
LAN	\EmETXe-a10R0\LAN

---

This page is intentionally left blank.



# Chapter 2

## Board Overview

## 2.1 What Is “COM Express®”?

With more and more demands on small and embedded industrial boards, a multi-functional COM (Computer-on-Module) surfaces as a great solution.

COM Express supports seven pin-out Type applying to Basic and Extended form factors:

Module Type 1 and 10 support single connector with two rows of pins (220 pins) Module Type 2, 3, 4, 5 and 6 support two connectors with four rows of pins (440 pins) Connector placement and most mounting holes have transparency between Form Factors.

The differences among the Module Type 6 and EmETXe-a10R0 are summarized in table below:

Module Type	Standard Type 6	EmETXe-a10R0
Connectors	2	2
Connector Rows	A, B, C, D	A, B, C, D
PCIe Lanes (Max)	24	10
LAN (Max)	1	1
Serial Ports (Max)	2	2
Digital Display I/F (Max)	3	2
USB 3.0 Ports (Max)	4	2


Row AB provides pins for PCI Express, SATA, LVDS, LCD channel, LPC bus, system and power management, VGA, LAN, and power and ground interfaces.

Row CD provides SDVO and legacy PCI signals next to additional PCI Express, LAN and power and ground signals. The COM are targeted at following applications:


- Retail & Advertising
- Medical
- Test & Measurement
- Gaming & Entertainment
- Industrial & Automation
- Military & Government
- Security



## 2.2 Board Dimensions




## 2.3 Block Diagram



## 2.4 Connector Pin Definition

Being a most commonly-used Type 6, the EmETXe-a10R0 features two board-to-board connectors on bottom side.


### Top Side



### Bottom Side

COM Express  
AB Connector

COM Express  
CD Connector



## COM Express AB Connector (bottom side)

B1	GND(FIXED)	GND(FIXED)	A1	B56	PCIE_RX4-	PCIE_TX4-	A56
B2	GBE0_ACT#	GBE0_MDI3-	A2	B57	GND	GND	A57
B3	LPC_FRAME#	GBE0_MDI3+	A3	B58	N/C	N/C	A58
B4	LPC_AD0	GBE0_LINK100#	A4	B59	N/C	N/C	A59
B5	LPC_AD1	GBE0_LINK1000#	A5	B60	GND(FIXED)	GND(FIXED)	A60
B6	LPC_AD2	GBE0_MDI2-	A6	B61	N/C	N/C	A61
B7	LPC_AD3	GBE0_MDI2+	A7	B62	N/C	N/C	A62
B8	LPC_DRQ0#	N/C	A8	B63	GPO3	GPI1	A63
B9	LPC_DRQ1#	GBE0_MDI1-	A9	B64	PCIE_RX1+	PCIE_TX1+	A64
B10	LPC_CLK	GBE0_MDI1+	A10	B65	PCIE_RX1-	PCIE_TX1-	A65
B11	GND(FIXED)	GND(FIXED)	A11	B66	WAKE0#	GND	A66
B12	PWRBTN#	GBE0_MDI0-	A12	B67	WAKE1#	GPI2	A67
B13	SMB_CK	GBE0_MDI0+	A13	B68	PCIE_RX0+	PCIE_TX0+	A68
B14	SMB_DAT	N/C	A14	B69	PCIE_RX0-	PCIE_TX0-	A69
B15	SMB_ALERT#	SUS_S3#	A15	B70	GND(FIXED)	GND(FIXED)	A70
B16	SATA1_TX+	SATA0_TX+	A16	B71	LVDS_B0+	LVDS_A0+	A71
B17	SATA1_TX-	SATA0_TX-	A17	B72	LVDS_B0-	LVDS_A0-	A72
B18	SUS_STAT#	SUS_S4#	A18	B73	LVDS_B1+	LVDS_A1+	A73
B19	SATA1_RX+	SATA0_RX+	A19	B74	LVDS_B1-	LVDS_A1-	A74
B20	SATA1_RX-	SATA0_RX-	A20	B75	LVDS_B2+	LVDS_A2+	A75
B21	GND(FIXED)	GND(FIXED)	A21	B76	LVDS_B2-	LVDS_A2-	A76
B22	N/C	N/C	A22	B77	LVDS_B3+	LVDS_VDD_EN	A77
B23	N/C	N/C	A23	B78	LVDS_B3-	LVDS_A3+	A78
B24	PWR_OK	SUS_S5#	A24	B79	LVDS_BKLT_EN	LVDS_A3-	A79
B25	N/C	N/C	A25	B80	GND(FIXED)	GND(FIXED)	A80
B26	N/C	N/C	A26	B81	LVDS_B_CK+	LVDS_A_CK+	A81
B27	WDT	BATLOW#	A27	B82	LVDS_B_CK-	LVDS_A_CK-	A82
B28	AD/HAD_SDIN2	(S)ATA_ACT#	A28	B83	LVDS_BKLT_CTRL	LVDS_I2C_CK	A83
B29	AD/HAD_SDIN1	AC/HAD_SYNC	A29	B84	VCC_5V_SBY	LVDS_I2C_DAT	A84
B30	AD/HAD_SDIN0	AC/HAD_RST#	A30	B85	VCC_5V_SBY	GPI3	A85
B31	GND(FIXED)	GND(FIXED)	A31	B86	VCC_5V_SBY	RSVD	A86
B32	SPKR	AC/HAD_BITCLK	A32	B87	VCC_5V_SBY	RSVD	A87
B33	I2C_CK	AC/HAD_SDOUT	A33	B88	BIOS_DIS1#	PCIE_CLK_REF+	A88
B34	I2C_DAT	BIOS_DIS0#	A34	B89	N/C	PCIE_CLK_REF-	A89
B35	THRM#	THRMTRIP#	A35	B90	GND(FIXED)	GND(FIXED)	A90
B36	USB7-	USB6-	A36	B91	N/C	SPI_POWER	A91
B37	USB7+	USB6+	A37	B92	N/C	SPI_MISO	A92
B38	USB_4_5_OC#	USB_6_7_OC#	A38	B93	N/C	GP00	A93
B39	USB5-	USB4-	A39	B94	N/C	SPI_CLK	A94
B40	USB5+	USB4+	A40	B95	N/C	SPI_MOSI	A95
B41	GND(FIXED)	GND(FIXED)	A41	B96	N/C	TPM_PP	A96
B42	USB3-	USB2-	A42	B97	SPI_CS#	N/C	A97
B43	USB3+	USB2+	A43	B98	N/C	SER0_TX	A98
B44	USB_0_1_OC#	USB_2_3_OC#	A44	B99	N/C	SER0_RX	A99
B45	USB1-	USB0-	A45	B100	GND(FIXED)	GND(FIXED)	A100
B46	USB1+	USB0+	A46	B101	FAN_PWNOUT	SER1_TX	A101
B47	EXCD1_PERST#	VCC_RTC	A47	B102	FAN_TACHIN	SER1_RX	A102
B48	EXCD1_CPPE#	EXCD0_PERST#	A48	B103	SLEEP#	LID#	A103
B49	SYS_RESET#	EXCD0_CPPE#	A49	B104	VCC_12V	VCC_12V	A104
B50	CB_RESET#	LPC_SERIRQ	A50	B105	VCC_12V	VCC_12V	A105
B51	GND(FIXED)	GND(FIXED)	A51	B106	VCC_12V	VCC_12V	A106
B52	PCIE_RX5+	PCIE_TX5+	A52	B107	VCC_12V	VCC_12V	A107
B53	PCIE_RX5-	PCIE_TX5-	A53	B108	VCC_12V	VCC_12V	A108
B54	GPO1	GPI0	A54	B109	VCC_12V	VCC_12V	A109
B55	PCIE_RX4+	PCIE_TX4+	A55	B110	GND(FIXED)	GND(FIXED)	A110

## COM Express CD Connector (bottom side)

D1	GND(FIXED)	GND(FIXED)	C1	D56	PEG_TX1-	PEG_RX1-	C56
D2	GND	GND	C2	D57	TYPE2#	N/C	C57
D3	USB_SSTX0-	USB_SSRX0-	C3	D58	PEG_TX2+	PEG_RX2+	C58
D4	USB_SSTX0+	USB_SSRX0+	C4	D59	PEG_TX2-	PEG_RX2-	C59
D5	GND	GND	C5	D60	GND(FIXED)	GND(FIXED)	C60
D6	USB_SSTX1-	USB_SSRX1-	C6	D61	PCIE_TX3+	PCIE_RX3+	C61
D7	USB_SSTX1+	USB_SSRX1+	C7	D62	PCIE_TX3-	PCIE_RX3-	C62
D8	GND	GND	C8	D63	RSVD	RSVD	C63
D9	N/C	N/C	C9	D64	RSVD	RSVD	C64
D10	N/C	N/C	C10	D65	N/C	N/C	C65
D11	GND(FIXED)	GND(FIXED)	C11	D66	N/C	N/C	C66
D12	N/C	N/C	C12	D67	RSVD	RSVD	C67
D13	N/C	N/C	C13	D68	N/C	N/C	C68
D14	GND	GND	C14	D69	N/C	N/C	C69
D15	DDI1_CTRLCLK_AUX+	N/C	C15	D70	GND(FIXED)	GND(FIXED)	C70
D16	DDI1_CTRLCLK_AUX-	N/C	C16	D71	N/C	N/C	C71
D17	RSVD	RSVD	C17	D72	N/C	N/C	C72
D18	RSVD	RSVD	C18	D73	GND	GND	C73
D19	PCIE_TX6+	PCIE_RX6+	C19	D74	N/C	N/C	C74
D20	PCIE_TX6-	PCIE_RX6-	C20	D75	N/C	N/C	C75
D21	GND(FIXED)	GND(FIXED)	C21	D76	GND	GND	C76
D22	PCIE_TX7+	PCIE_RX7+	C22	D77	RSVD	RSVD	C77
D23	PCIE_TX7-	PCIE_RX7-	C23	D78	N/C	N/C	C78
D24	RSVD	DDI1_HPD	C24	D79	N/C	N/C	C79
D25	RSVD	N/C	C25	D80	GND(FIXED)	GND(FIXED)	C80
D26	DDI1_PAIR0+	N/C	C26	D81	N/C	N/C	C81
D27	DDI1_PAIR0-	RSVD	C27	D82	N/C	N/C	C82
D28	RSVD	RSVD	C28	D83	RSVD	RSVD	C83
D29	DDI1_PAIR1+	N/C	C29	D84	GND	GND	C84
D30	DDI1_PAIR1-	N/C	C30	D85	N/C	N/C	C85
D31	GND(FIXED)	GND(FIXED)	C31	D86	N/C	N/C	C86
D32	DDI1_PAIR2+	DDI2_CTRLCLK_AUX+	C32	D87	GND	GND	C87
D33	DDI1_PAIR2-	DDI2_CTRLCLK_AUX-	C33	D88	N/C	N/C	C88
D34	DDI1_DDC_AUX_SEL	DDI2_DDC_AUX_SEL	C34	D89	N/C	N/C	C89
D35	RSVD	RSVD	C35	D90	GND(FIXED)	GND(FIXED)	C90
D36	DDI1_PAIR3+	N/C	C36	D91	N/C	N/C	C91
D37	DDI1_PAIR3-	N/C	C37	D92	N/C	N/C	C92
D38	RSVD	N/C	C38	D93	GND	GND	C93
D39	N/C	N/C	C39	D94	N/C	N/C	C94
D40	N/C	N/C	C40	D95	N/C	N/C	C95
D41	GND(FIXED)	GND(FIXED)	C41	D96	GND	GND	C96
D42	N/C	N/C	C42	D97	RSVD	RSVD	C97
D43	N/C	N/C	C43	D98	N/C	N/C	C98
D44	N/C	N/C	C44	D99	N/C	N/C	C99
D45	RSVD	RSVD	C45	D100	GND(FIXED)	GND(FIXED)	C100
D46	N/C	N/C	C46	D101	N/C	N/C	C101
D47	N/C	N/C	C47	D102	N/C	N/C	C102
D48	RSVD	RSVD	C48	D103	GND	GND	C103
D49	N/C	N/C	C49	D104	VCC_12V	VCC_12V	C104
D50	N/C	N/C	C50	D105	VCC_12V	VCC_12V	C105
D51	GND(FIXED)	GND(FIXED)	C51	D106	VCC_12V	VCC_12V	C106
D52	PEG_TX0+	PEG_RX0+	C52	D107	VCC_12V	VCC_12V	C107
D53	PEG_TX0-	PEG_RX0-	C53	D108	VCC_12V	VCC_12V	C108
D54	PEG_LANE_RV#	N/C	C54	D109	VCC_12V	VCC_12V	C109
D55	PEG_TX1+	PEG_RX1+	C55	D110	GND(FIXED)	GND(FIXED)	C110

---

This page is intentionally left blank.




# Chapter 3


## Installation & Maintenance

### 3.1 Installing the CPU Module to Carrier Board

1. Find the heat sink included in optional accessories. (See section [1.5.1 Optional Accessories on page 5](#)) Apply thermal grease to be in contact with CPU and chipset on CPU module.




2. Place the heat sink over the CPU module and fasten the screw to secure it in place.






3. Find the COM Express connectors on carrier board PBE-1705, which is available in Section [1.5.1 Optional Accessories on page 5](#).
4. Mount the EmETXe-a10R0 into PBE-1705 via COM Express connectors as below; that is, COM Express AB to AB and CD to CD.



5. Secure the CPU module to the carrier board by fastening the 6 screws included in the heat sink accessory pack. Then plug the fan cable to the fan connector on the carrier board.



---

This page is intentionally left blank.


# Chapter 4

# BIOS

## 4.1 Main

The Aptio BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS RAM of the system stores the Setup utility and configurations. When you turn on the computer, the AMI BIOS is immediately activated. To enter the BIOS SETUP UTILITY, press “Delete” once the power is turned on. When the computer is shut down, the battery on the motherboard supplies the power for BIOS RAM.

The **Main Setup** screen lists the following information:



Info Item	Description
<b>BIOS Name</b>	Delivers the Project name.
<b>BIOS Version</b>	Delivers the version of BIOS.
<b>Build Date and Time</b>	Delivers the date and time the BIOS Setup utility was made/updated.
<b>Access Level</b>	Delivers the level by which the BIOS Setup utility is being accessed at the moment.
<b>Total Memory</b>	Delivers Memory info.
<b>System Date</b>	Sets system date.


<b>System Time</b>	Sets system time.
--------------------	-------------------

### Key Commands

BIOS Setup Utility is mainly a key-based navigation interface. Please refer to the following key command instructions for navigation process.

Keystroke	Function
◀ ▶	Move to highlight a particular configuration screen from the top menu bar / Move to highlight items on the screen
▼ ▲	Move to highlight previous/next item
Enter	Select and access a setup item/field
Esc	On the Main Menu – Quit the setup and not save changes into CMOS (a message screen will display and ask you to select “OK” or “Cancel” for exiting and discarding changes. Use “←” and “→” to select and press “Enter” to confirm) On the Sub Menu – Exit current page and return to main menu
+	Increase the numeric value on a selected setup item / make change
-	Decrease the numeric value on a selected setup item / make change
F1	Activate “General Help” screen
F2	Restore previous values
F9	Use optimized defaults
F10	Save the changes that have been made in the setup and exit. (a message screen will display and ask you to select “OK” or “Cancel” for exiting and saving changes. Use “←” and “→” to select and press “Enter” to confirm)

## 4.2 Advanced




Setting	Description
CPU Configuration	See <a href="#">4.2.1 CPU Configuration on page 24</a>
AMD fTPM Configuration	See <a href="#">4.2.2 AMD fTPM Configuration on page 25</a>
PCI Subsystem Settings	See <a href="#">4.2.3 PCI Subsystem Settings on page 26</a>
ACPI Settings	See <a href="#">4.2.4 ACPI Settings on page 27</a>
Trusted Computing	See <a href="#">4.2.5 Trusted Computing on page 28</a>
NVMe Configuration	See <a href="#">4.2.6 NVMe Configuration on page 29</a>
Super IO Configuration	See <a href="#">4.2.7 Super IO Configuration on page 30</a>
Hardware Monitor	See <a href="#">4.2.8 Hardware Monitor on page 31</a>
CSM Configuration	See <a href="#">4.2.9 CSM Configuration on page 32</a>
USB Configuration	See <a href="#">4.2.10 USB Configuration on page 33</a>

---

Network Stack Configuration	See <a href="#">4.2.11 Network Stack Configuration on page 35</a>
AMD CBS	See <a href="#">4.2.12 AMD CBS on page 36</a>


## 4.2.1 CPU Configuration



Setting	Description
NX Mode	<b>Enable</b> (default) / <b>Disable</b> No-execute page protection Function.
SVM Mode	<b>Enable</b> (default) / <b>Disable</b> CPU Virtualization.




## 4.2.2 AMD fTPM Configuration




Setting	Description
AMD fTPM Switch	To select AMD fTPM switch. Options: <ul style="list-style-type: none"> <li>▶ <b>AMD CPU fTPM</b> (default): Depend on Tcg module)</li> <li>▶ <b>Route to LPC TPM</b></li> </ul>
Erase fTPM NV for factory reset	<ul style="list-style-type: none"> <li>▶ <b>Enable</b>(default) Erase fTPM NV for factory rest when a new CPU is installed.</li> <li>▶ <b>Disable</b> This option will keep previous fTPM record and continue system boot.</li> </ul>

### 4.2.3 PCI Subsystem Settings




Setting	Description
PCI Latency Timer	Value to be programmed into PCI Latency timer Register. ▶ Default: <b>32 PCI Bus Clocks</b>
PCI-X Latency Timer	Value to be programmed into PCI Latency timer Register. ▶ Default: <b>64 PCI Bus Clocks</b>
Above 4G Decoding	<b>Enable/Disable</b> (default) 64bit capable Devices to be Decoded in Above 4G Address Space (Only if System Supports 64 bit PCI Decoding).

## 4.2.4 ACPI Settings




Setting	Description
Enable Hibernation	<b>Enables</b> (default) or <b>Disables</b> System ability to Hibernate (OS/S4 Sleep State). This option may be not effective with some OS.
ACPI Sleep State	Select ACPI sleep state the system will enter when the SUSPEND button is pressed. <ul style="list-style-type: none"> <li>Options: <b>Suspend Disabled</b>, <b>S3 (Suspend to RAM)</b> (default)</li> </ul>

## 4.2.5 Trusted Computing




Setting	Description
Security Device Support	<b>Enable</b> (default) or <b>Disable</b> BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available.
Device Select	Select the TPM device: Options: <b>TPM 1.2</b> , <b>TPM 2.0</b> and <b>Auto</b> (default) <ul style="list-style-type: none"> <li>▶ TPM 1.2 will restrict support to TPM 1.2 devices</li> <li>▶ TPM 2.0 will restrict support to TPM 2.0 devices</li> <li>▶ Auto will support both with the default set to TPM 2.0 devices if not found., TPM 1.2 device will be enumerated.</li> </ul>

## 4.2.6 NVMe Configuration




Access this submenu to view the NVMe controller and driver information.

## 4.2.7 Super IO Configuration




Setting	Description
Serial Port 1/2/3/4 & Parallel Port Configuration	See next page.
Restore AC Power Loss	Specify what state to go to when power is re-applied after a power failure. <ul style="list-style-type: none"> <li>Options: <b>Last State</b>, <b>Power On</b> and <b>Power Off</b> (default)</li> </ul>

## 4.2.8 Hardware Monitor



Access this page to view the hardware information.

## 4.2.9 CSM Configuration




Setting	Description
CSM Support	<b>Enable</b> (default) or <b>Disable</b> CSM Support.
Boot option filter	Control the Legacy/UEFI ROMs priority. ► Options: <b>UEFI and Legacy</b> (default), <b>Legacy only</b> and <b>UEFI only</b>
Network	Control the execution of UEFI and Legacy PXE OpROM ► Options: <b>Do not launch</b> (default), <b>UEFI</b> and <b>Legacy</b>
Storage	Control the execution of UEFI and Legacy Storage OpROM ► Options: <b>Do not launch</b> , <b>UEFI</b> and <b>Legacy</b> (default)
Video	Control the execution of UEFI and Legacy Video OpROM ► Options: <b>Do not launch</b> , <b>UEFI</b> and <b>Legacy</b> (default)



## 4.2.10 USB Configuration

Select this submenu to view the status of the USB ports and configure USB features.



Setting	Description
Legacy USB Support	Sets legacy USB support. ► Options: <b>Enabled</b> (default), <b>Disabled</b> and <b>Auto</b> . <b>AUTO</b> option disables legacy support if no USB devices are connected. <b>Disable</b> option will keep USB devices available only for EFI applications.
XHCI Hand-off	<b>Enable</b> (default) or <b>Disable</b> XHCI Hand-off This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver.
USB Mass Storage Driver Support	<b>Enable</b> (default) or <b>Disable</b> USB Mass Storage Driver Support.


USB hardware delay and time-out	
USB Transfer time-out	<p>Use this item to set the time-out value for control, bulk, and interrupt transfers.</p> <ul style="list-style-type: none"><li>▶ Options available are: <b>1 sec, 5 sec, 10 sec, 20 sec</b> (default)</li></ul>
Device reset time-out	<p>Use this item to set USB mass storage device start unit command time-out.</p> <ul style="list-style-type: none"><li>▶ Options available a re: <b>10 sec, 20 sec</b> (default), <b>30 sec, 40 sec</b></li></ul>
Device power-up delay	<p>Use this item to set maximum time the device will take before it properly reports itself to the host controller.</p> <ul style="list-style-type: none"><li>▶ Options available are: <b>Auto</b> (Default): 'Auto' uses default value: for a root port it is 100 ms, for a hub port the delay is taken from hub descriptor. <b>Manual</b>: Select <b>Manual</b> you can set value for the following sub-item: '<b>Device Power-up delay in seconds</b>', the delay range in from 1 to 40 seconds, in one second increments.</li></ul>

## 4.2.11 Network Stack Configuration



Setting	Description
Network Stack	Enables/disables UEFI network stack. ▶ <b>Disabled</b> is the default.

## 4.2.12 AMD CBS




Setting	Description
Downcore control	Set the the number of cores to be used.
SMTEN	Can be used to disable multithreading.
Core Performance Boost	To dynamically adjust and control the processor operating frequency
Global C-state Control	<b>Gloabl C-Sate Control</b> <b>Enables</b> or <b>Disables</b> (default) IO based C-stat generation and DF C-states.

## 4.3 Chipset




Setting	Description
SB USB Configuratoion	See <a href="#">4.3.1 SB USB Config on page 38</a>
PCI-E Port	See <a href="#">4.3.2 PCI-E Port on page 39</a>
Display Configuration	See <a href="#">4.3.3 Display Configuration on page 40</a>

### 4.3.1 SB USB Config




Setting	Description
XHCI0 Port 0~5	<b>Enable</b> (default) / <b>disable</b> (default) xHCI0 port 0~5.

## 4.3.2 PCI-E Port



Setting	Description
PCIe Port Control	<b>Enable</b> (default) or <b>disable</b> the PCIe port.
Device 1 Fun1~7	Select Device 1 function. ▶ Options: <b>Auto</b> (default), <b>Disabled</b> , and <b>Enabled</b>
ASPM Support	Disable or set the ASPM level. Force L0s will force all inks to L0s state. "Auto" will allow BIOS to auto configure."Disable" will disable ASPM. ▶ Options: <b>Disabled</b> (default), <b>L0s Entry</b> , <b>L1 Entry</b> , <b>L0s and L1 Entry</b> and <b>Auto</b> .
Hot Plug Mode Control	NB Root port hogplug mode control. ▶ Options: <b>Disabled</b> , <b>Hotplug Basic</b> , <b>Hotplug Server</b> , <b>Hotplug Enhanced</b> , <b>Hotplug Inboard</b> and <b>Auto</b> (default)

### 4.3.3 Display Configuration



Item	Description
Active LVDS	<b>Enable or Disable</b> (default) active LVDS control.



## 4.4 Security

The **Security** menu sets up the administrator password.




Setting	Description
Administrator Password	<p>To set up an administrator password:</p> <ol style="list-style-type: none"> <li>1. Select <b>Administrator Password</b>. The screen then pops up an <b>Create New Password</b> dialog.</li> <li>2. Enter your desired password that is no less than 3 characters and no more than 20 characters.</li> <li>3. Hit [Enter] key to submit.</li> </ol>

## 4.5 Boot



Setting	Description
Boot NumLock State	Select the keyboard NumLock state. ► Options: <b>On</b> and <b>Off</b> (default).
Quiet Boot	<b>Enable</b> or <b>Disable</b> (default) Quiet Boot option.
Fast Boot	<b>Enable</b> or <b>Disable</b> (default) boot with initialization of a minimal set of devices required to launch active boot option. Has no effect for BBS boot options.

## 4.6 Save & Exit



Setting	Description
Save Changes and Exit	Exit system setup after saving the changes. ▶ Enter the item and then a dialog box pops up: <b>Save configuration and exit? (Yes/ No)</b>
Discard Changes and Exit	Exit system setup without saving the changes. ▶ Enter the item and then a dialog box pops up: <b>Quit without saving? (Yes/ No)</b>
Restore Defaults	Restore/Load Default values for all the setup options. ▶ Enter the item and then a dialog box pops up: <b>Load Optimized Defaults? (Yes/ No)</b>
Launch EFI Shell from filesystem device	Attempts to launch EFI shell application (Shell.efi) from one of the available filesystem devices.

---

This page is intentionally left blank.



# Appendix

## Appendix A: Watchdog Timer (WDT) Setting

WDT is widely used for industry application to monitor the activity of CPU. Application software depends on its requirement to trigger WDT with adequate timer setting. Before WDT time out, the functional normal system will reload the WDT. The WDT never time out for a normal system. The WDT will not be reloaded by an abnormal system, then WDT will time out and reset the system automatically to avoid abnormal operation.

This board supports 255 levels watchdog timer by software programming I/O ports. Below are the source codes written in C, please take them as WDT application example.

```
/*-----*/
#include <math.h>
#include <stdio.h>
#include <dos.h>

int iWDTCount;

int sioIndex = 0x2E; // or 0x4E
int sioData = 0x2F; // or 0x4F

int main(void)
{
    unsigned char iCount;

    printf("WDT Times ( 1 ~ 255 ) : ");
    scanf("%d",&iCount);
    printf("\n");

    WDT_Start(iCount);

    return 0;
}

void WDT_Start(int iCount)
{
    int iData;

    outportb(sioIndex, 0x87); // Enable Super I/O */
    outportb(sioIndex, 0x87);

    outportb(sioIndex, 0x07); // Select logic device - WDT */
    outportb(sioData, 0x07);

    outportb(sioIndex, 0x29); // Enable WDRST# Pin */
    iData = inportb(sioData);
    iData = iData & 0xEF;
    outportb(sioData, iData); // The pin function is WDRST# */

    outportb(sioIndex, 0x30); // Enable WDT */
    outportb(sioData, 0x01);
}
```

```
    outportb(sioIndex, 0xF0);    /* Enable WDTRST# Output */
    outportb(sioData, 0x80);

    iWDTCount = iCount;
    outportb(sioIndex, 0xF6);    /* Set WDT Timeout value */
    outportb(sioData, iCount);

    outportb(sioIndex, 0xF5);    /* Set Configure and Enable WDT timer, Start
countdown */
    outportb(sioData, 0x32);

    outportb(sioIndex, 0xAA);    /* Disable Super I/O */
}

void WDT_Stop(void)
{
    outportb(sioIndex, 0x87);    /* Enable Super I/O */
    outportb(sioIndex, 0x87);

    outportb(sioIndex, 0x07);    /* Select logic device - WDT */
    outportb(sioData, 0x07);

    outportb(sioIndex, 0xF5);    /* Disable WDT timer, stop countdown */
    outportb(sioData, 0x12);

    outportb(sioIndex, 0xAA);    /* Disable Super I/O */
}

void SioWDTClear(void)
{
    outportb(sioIndex, 0x87);    /* Enable Super I/O */
    outportb(sioIndex, 0x87);

    outportb(sioIndex, 0x07);    /* Select logic device - WDT */
    outportb(sioData, 0x07);

    outportb(sioIndex, 0xF6);    /* Reset WDT Timeout Value */
    outportb(sioData, iWDTCount);

    outportb(sioIndex, 0xAA);    /* Disable Super I/O */
}

int SioWDTCount(void)
{
    int iData;

    outportb(sioIndex, 0x87);    /* SIO - Enable */
    outportb(sioIndex, 0x87);

    outportb(sioIndex, 0x07);    /* LDN - WDT */
    outportb(sioData, 0x07);

    outportb(sioIndex, 0xF6);    /* WDT - Timeout Value */
    iData = inportb(sioData);
}
```

## Appendix

---

```
    outportb(sioIndex, 0xAA);    /* SIO - Disable */  
    return iData;  
}
```



## Appendix B: DIO Sample Code

```

/*-----*/
#include "math.h"
#include "stdio.h"
#include "dos.h"

/* SM Bus */
int SMB_PORT_AD    = 0xB00;
int SMB_DEVICE_ADD = 0x40;          /* TCA6408A's Add = 6eh or 9ch */

int main(void)
{
    int iInput;

    GPIOMode(0xF0);
    delay(10000);

    GPIOData(0x0A);
    delay(30000);
    iInput = GPIOStatus();
    printf("\ Data : %2x \n",iInput);

    GPIOData(0x05);
    delay(30000);
    iInput = GPIOStatus();
    printf("\ Data : %2x \n",iInput);

    return 0;
}

void GPIOMode(int iMode)
{
    SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x03,iMode); /* DIO 0 ~ 7 Mode */
}

void GPIOData(int iData)
{
    SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x01,iData); /* DIO 0 ~ 7 Data */
}

int GPIOStatus()
{
    int iStatus;

    iStatus = SMB_Byte_READ(SMB_PORT_AD,SMB_DEVICE_ADD,0x00);/* DIO 0 ~ 7 Status
*/

    return iStatus;
}

```